Q.P. Code: 16CS524

Reg. No: SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS) B.Tech III Year II Semester Supplementary Examinations March-2021 **COMPILER DESIGN** (Common to CSE & CSIT) Max. Marks: 60 Time: 3 hours (Answer all Five Units $5 \times 12 = 60$ Marks) UNIT-I a How many phases are there in a compiler? Explain each phase in detail? [8M] **b** What is Bootstrapping? Write a short note on Bootstrapping. [4M] a Explain Language Processing system in compiler Design? [8M] **b** Explain Input Buffering with simple examples? [4M]UNIT-II a Construct the recursive decent parser for the following grammar? [6M] $T \rightarrow T*F/F$ $E \rightarrow E + T/T$ $F \rightarrow (E)/id$ b Explain about Left factoring and Left Recursion with an example? [6M]OR Consider the grammar [12M] E ->b D->b| ε B->cS->AB|ABad A->dConstruct the predictive parsing table. Show that the given grammar is LL(1) or not UNIT-III a Define L attribute and S attribute? Write the differences between L attribute and S [6M] attribute with suitable examples. **b** Explain the Type Checking with suitable examples? [6M]OR a List and Explain different types of intermediate code representations with suitable [12M] examples. UNIT-IV What is Data flow analysis? Explain about Global data flow analysis with example. [12M] OR Explain Storage allocation strategies with suitable examples? [12M] 8 UNIT-V a Define what is peephole optimization? Write the role of peephole optimization in [7M]compilation process. **b** Explain the applications of DAG. [5M] OR

10 Write short notes on [12M]

i)Simple code generator

ii) Register allocation